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Abstract—The design of systems-on-chip requires simulation
of highly abstracted models, such as SystemC Transaction Level
Models (TLM), in addition to traditional register transfer level
models. Due to the growing complexity of products, analyzing
and understanding the behavior of the corresponding SystemC
platforms becomes itself a challenge. Huge code bases are
generally written by multiple authors and it is rare that a
single person has a comprehensive detailed knowledge of the
model. However, models have to be developed, validated and used,
so understanding them is important. Moreover, the increasing
complexity leads to slower simulations, so there is a need to
speed them up.
We propose a tool, SycView, which provides a view of the
profile of a SystemC simulation. This tool helps answering these
two major needs: understanding complex hardware simulations,
and highlighting bottlenecks of SystemC simulations.
I. INTRODUCTION
SystemC is a hardware modeling C++ library standardized
by IEEE. It enables a designer to simulate concurrent pro-
cesses, and thanks to the use of C++, provides an easy way
to simulate mixed software/hardware systems. For this reason,
it is mostly used for systems-on-chip (SoC) modeling. It has
been designed so that it can be used at different levels of
abstraction, thus at different steps of the design workflow.
The increasing complexity of models and components has
led to the need to speed up such simulations. The natural
method to optimize a program, SystemC or not, is first to
analyze it in order to find the bottleneck and then to apply
an optimization on the corresponding part of the program.
Since SystemC is a C++ library, usual profilers for C++
like gprof or valgrind+kcachegrind can be used.
They will however miss important aspects of the execution
of a SystemC program, like: how much time is spent in the
SystemC kernel as opposed to the user-written parts, per-
process statistics, simulated time based visualization. To the
best of our knowledge, there is no turnkey application available
to get these information from a SystemC simulation. Also,
as the complexity of models grows, it becomes necessary to
visualize executions at a high abstraction level to get a better
understanding of the system synchronization.
In this paper, we present SycView, a tool for visualization
and profiling of SystemC simulations. Our purpose is to
provide SystemC users with a tool to get SystemC-aware
information about the execution of their simulations. The
underlying motivation of the tool is to increase the understand-
ability of complex SystemC models and to help the set up of
optimizations and/or parallelization.
II. BACKGROUND
In this paper, the term wall-clock time refers to the time
spent by the execution of the simulation on the host machine,
and the term simulated time to the virtual time spent by
the model during the execution (i.e. what the real hardware
will be supposed to spend). We call a transition any portion
of code in SC_METHODs or SC_THREADs that is executing
atomically from the point of view of SystemC. As an example,
the following code will produce 3 transitions:
void compute() { // declared as SC_THREAD
do_stuff(); // transition #1
wait(15, SC_NS);
do_more_stuff(); // transition #2
wait(event);
do_even_more_stuff(); // transition #3
}
III. PROPOSED TOOL
The principle of SycView is simple: it consists in trace
recording during simulation (III-A) and then trace visualization
(III-B). In order to print traces, we instrumented the SystemC
kernel, based on the ASI (formerly OSCI) implementation.
For the visualization we developped a graphical user interface
(GUI) written in Java.
A. Trace Recording
The trace recording consists in printing data at interesting
points. For instance, we print a trace each time a transition
yields to the kernel, containing:
• The SystemC process which triggered this transition.
• The type and arguments of the wait performed.
• The wall-clock time duration of the transition.
When the simulation ends, we store those information on
text files. Then for example, we are able to find which SystemC
process (or group of processes) globally consumes most of the
time. We can also use statistical metrics to get the average
execution time of a process and compare it with the number
of executions to highlight how each process spends its time.
We also keep track of the number of runnable processes at
the beginning of each delta cycle. More precisely, what we get
is the maximal number of runnable processes at the beginning
of each immediate notification cycle within each delta cycle.
Figure 1: Wall-clock time axis
B. Visualization
We have implemented a GUI providing six different views,
which can be split in two main categories.
The first category is plotting the scenario of an execution
(order and duration of transitions) as a function of either wall-
clock time or simulated time. For example, Figure 1 shows
the screenshot of a wall-clock time plot. On this plot we can
see that there seems to be a chain triggering of the processes
executing in one order on the left part, and in the reverse order
on the right part. The width of a rectangle is proportional to
the wall-clock time duration of the corresponding SystemC
transition. This view, as illustrated by this little example, can
be used to identify patterns in the executions of transitions,
and can highlight which transitions are particularly time-
consuming. Such information could hardly be identified by
a static code analysis, because of its complexity. On the other
hand on Figure 2 we can see an example of a simulated time
plot. The processes are also represented on the left part, and
on the right part, a vertical stroke is placed for each process
execution, in the simulated time it occured. Note that what
appears to be black rectangles are strokes close together. The
blue rectangles represents time ranges in which the transition
may have occured, based on loosely-timed information on the
model. Note that time ranges are not part of the SystemC
kernel so we added that when we instrumented the kernel
because it was part of our industrial context.
The second category consists in giving statistical metrics
about the platform execution. We display the wall-clock time
consumption per process (with statistical metrics), as on Figure
4. We can see that the first process uses almost 13 % of the
time in 10111 transitions, while the third process uses almost
8 % of the time in only 14 transitions. That makes a huge
difference in the mean execution time, and we can deduce
that optimizing the third process may be more efficient than
the first one. We also show the number of runnable SystemC
processes at each delta cycle, shown in Figure 3. This table can
also be displayed for SC_THREADs or SC_METHODs only.
IV. RELATED WORK
We have found that most of the litterature about SystemC
visualization focus on the model description. For example, the
Figure 3: Number of runnable processes
tools presented in [1], [2], [3], [4], [5] and more recently [6]
gives access to the visualization of the hierarchical architecture
of a platform, as well as the exploration of the components
behaviour. Such information are precious and these tools are
complementary with our tool especially when it comes to
understanding a design. But what we found missing in these
tools is a software point of view, in order to understand the
model not as the representation of an SoC, but as a piece of
software. Besides, some of the above mentioned tools need to
instrument the model, which is generally not possible in the
case of huge and complex models.
V. EXAMPLE USAGE
SycView is not only a software engineering tool, the
information given are also useful to characterize a model
theoretically. Initially, this tool was made to help the set up
of a parallel SystemC kernel on an existing industrial model.
We have used SycView outputs in [7] to illustrate the fact that
the existing parallelization approaches are not applicable in the
case of a loosely-timed TLM model, based on the analysis of
the profile of our industrial test case.
VI. CONCLUSION
In this paper, we have presented SycView, for visualization
and profiling of SystemC simulations. The main advantage of
Figure 2: Simulated time axis
this tool compared to classic C++ profiling tools like gprof
or valgrind is that it understands and exploits SystemC
constructs. Currently the data collected are limited to SystemC
processes, simulation cycles, simulated and wall-clock times.
However the tool can be extended to add data collection about
transactions or event processing for example, that could also
be interesting for analysis purposes.
From the data gathered during the execution of a simula-
tion, the tool can display the following views:
• Simulation timing diagram indexed by either wall-clock
or simulated time.
• Wall-clock time consumption per SystemC process.
• Partition of delta cycles depending on the number of
runnable processes.
The views of the first item are helpful to understand the
sequence of transitions for a simulation. The two other ones
presented in this list can quickly identify which parallelization
approach is likely to work efficiently, and which one cannot
be efficient.
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